

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Memory, CPU-PEG/Display	3,4
CPU-Control/MISC/CFG/Audio	5
CPU-Power,CPU-GND	6,7
DDRIII DIMM1&DDRIII DIMM1	8,9
PCH-USB/PCIE/DMI/SATA	10
PCH-Audio/Display/Clock	11
PCH-GPIO/USBOC#/SATASTRAP	12
PCH-LPC/SPI/SMBUS/MISC	13
PCH-Power,PCH-GND,PCH-Strap	14,15,16
PCIE SLOT-CPU(X16)	17
PCIE SLOT-PCH(X1)	18
SIO-NCT6793D/FAN CONTROLLOR	19,20
AUDIO - ALC892/887,AUDIO - depop circuit	21,22
LAN - RTL8111H	23
DVI /Display Port/VGA	24,25,26
USB2.0/USB3.0/SATA connector	27,28,29
CUT_VBAT circuit/BIOS ROM	30,31
ACPI CONTROLLER	32
PWM-RT3606BC/VCORE 3PHASE/VGT 2PHASE	33,34,35
DDR-RT8231AGQW	36
CPU PWR_ST/PLL	37
PCH Core power	38
VCCSA - POWER/VCCIO - POWER	39,40
ATX F_Panel/TPM/MSI_LED	41
DEBUG LED/EMI CAP/Manial Part	42,43,44
Power Map/Power Sequence/GPIO MAP	45,46,47
Revision History	48

MS-7973

ATX:243*180

Ver: 10

Intel -SkyLake-S plamform

CPU:

LGA1151
CPU POWER PAK *3 Phase
GT POWER PAK *2 Phase

System Chipset:

PCH-H :H110

Onboard Chip:

HD Audio Codec: ALC892
SIO: NCT6793D
Flash ROM: SPI 64 MB
DP to VGA: ITE6515

PWM:

VCORE - RT3606BC
DDR - RT8231AGQW
PCH(1.0V) - RT8125C
VCCSA - RT8125C
VCCIO - NB681(Converter)

Main Memory:

DDR3L * 2 (Dual Channel)

LDO:

VCCSTPLL - GS7166


ACPI:



5VDAUL:uP7501
5VDIMM:uP7501
3VSB:GS7166+PN MOS
3VDSW:GS7166

Expansion Slots:

PCI Express (X16) Slot * 1
PCI Express (X1) Slot * 3

MS-7981 Block Diagram






For DMI reference VCCIO USE
please close to DMI via side



CRB 1.0 update
Add TP23,TP24
For Test

CRB 1.0 update
TP25
For Test




2014.09.24




2014.09.24







CFG Table			
	HIGH	LOW	DESCRIPTION
0	No Lock	Lock	PCU Lock
1			RSVD
2	NORM	REVERSE	PEG_LANA.REVERSAL
3			RSVD
4	DISABLE	ENABLE	eDP
5	DISABLE	ENABLE	PEGCFGSEL[0]
6	DISABLE	ENABLE	PEGCFGSEL[1]
7	RESET#	BIOS REQ	PEG_OSPF TRAINING
8			RSVD
9			RSVD
10			RSVD
11			RSVD
12			RSVD
13			RSVD
14	RSVD		
15	RSVD		









3 M_DATA_A[63..0] <<> M_DATA_A[63..0]



DDR3

N13-2401471-L06


9 SMBCLK_DDR >> SMBCLK_DDR R238 33R/4 << SMBCLK_VCC 13
9 SMBDATA_DDR >> SMBDATA_DDR R241 33R/4 << SMBDATA_VCC 13



	MICRO-STAR INT'L CO.,LTD		
	MS-7973		
	Size Custom	Document Description DDR III DIMM 1	Rev 11
Date: Friday, June 26, 2015			Sheet 8 of 48

DDRIII DIMM_B0


3 M_DATA_B[63..0] <<>



N13-2401471-L06

SMBCLK_DDR << SMBCLK_DDR 8
SMBDATA_DDR << SMBDATA_DDR

DDRIII DIMM_B1




MICRO-STAR INT'L CO.,LTD






MS-7973

Size	Document Description
Custom	DDR III DIMM 2



Rev
11

Date: Friday, June 26, 2015 Sheet 9 of 48










DDI interface Disable
no connect
Port B HDMI
Port C DVI,HDMI2.0 OR Others
Port D DisplayPort




CO-LAY





Connect to SLOT Pin B12
for support LI PM Substates
MS also can disable this function.



OB1-7968007





GND

10 OF 10

OB1-7968007




MICRO-STAR INT'L CO.,LTD

MS-7973


Size	Document Description	Rev
Custom	PCH-GND	11
Date: Friday, June 26, 2015		Sheet 15 of 48

TOP Swap



Internal pull-down 20K is disabled after PLTRST#


No Reboot



0 : DISABLE (Default)
1 : ENABLE

Internal pull-down 20K is disabled after PLTRST#


AMT and SBA with confidentiality



0 : DISABLE
1 : ENABLE (Default)

Internal pull-down 20K is disabled after RSMRST


ESPI FLASH SHARING MODE



0 : MASTER ATTACHED FLASH SHARING
1 : SLAVE ATTACHED FLASH SHARING

Internal pull-down 20K is disabled after RSMRST


LPC eSPI Mode



0 : LPC
1 : eSPI

Internal pull-down 20K is disabled after RSMRST


Boot BIOS



0 : SPI
1 : LPC

Internal pull-down 20K is disabled after PLTRST




HDA_SDO



MICRO-STAR INT'L CO.,LTD

MS-7973




Size	Document Description	Rev
Custom	PCH-Strap	11
Date:	Friday, June 26, 2015	Sheet 16 of 48




MICRO-STAR INT'L CO.,LTD



MS-7973

Size Custom	Document Description PCIE SLOT-CPU(X16)	Rev 11
Date: Friday, June 26, 2015		Sheet 17 of 48
















Type G : 4 PIN CPU FAN FROM SIO



Type H : 4 PIN SYS FAN FROM SIO




Type B:
ALC892/887



Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)



Digital

Analog





History:

2014/02/13: stuff de-pop circuit of Line out & HP out.

RTL8111G/RTL8111H Giga LAN

8111H:B06-08111CC-R09
8111G:B06-081116C-R09

LAN Connector



8111G POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15











MICRO-STAR INT'L CO.,LTD

MS-7973


Size	Document Description	Rev
Custom	LAN - RTL8111H	11
Date: Friday, June 26, 2015		Sheet 23 of 48

DVI level shifter

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)





DISPLAY PORT



If connect to eDP port,must confirm whether it support hot plug detection HPD and re-auxtraining






2015.01.09
For SA test fail




MS-7973


Size Custom	Document Description VGA - ITE6515	Rev 11
Date: Wednesday, July 01, 2015		Sheet 26 of 48










FRONT USB PORT 9,10








FRONT USB PORT 5,6



REAR USB PORT 7,8 (With LAN)







MICRO-STAR INT'L CO.,LTD

MS-7973

Size	Document Description	Rev
Custom	SATA connector	11
Date: Friday, June 26, 2015 Sheet 29 of 48		

CUT_VBAT



tri-state

R5UR5C43

MS-7973

Size	
Custo	


Document Description
CUT VART circuit

Rev
11

Date: Friday, June 26, 2015	Sheet 30 of 48
-----------------------------	----------------

13 PCH_SPI0_MOSI << PCH_SPI0_MOSI
13 PCH_SPI0_MISO << PCH_SPI0_MISO
13 PCH_SPI0_CLK << PCH_SPI0_CLK
13 PCH_SPI0_CS0# << PCH_SPI0_CS0#
13 PCH_SPI0_IO2 << PCH_SPI0_IO2
13 PCH_SPI0_IO3 << PCH_SPI0_IO3

- 1.DPWROK比RSMRST#早起，拉PWROK是避免ME code會跑
- 2.開機狀態下VCC3起來，SIO丟出PWROK，不看RSMRST#
- 3.第一次上電SLP_S3# 拉HI，用RSMRST#卡不住




* if you not support Standby power in S5 Status, component Q14.G Pull-high to +12V & Q14 MOS select 2N7002

* if you support Standby power in S5 Status(Ex: PCH is B75 Chipset), component Q14.G Pull-high to ATX_5VSB, Q14 must select "Vth" under 1V (Component Suggestion as below)

D03-0341409-A68 / D03-0230019-A30


5VDUAL




S5#	S3#	MODE	5VDIMM	Remark
1	1	X	VCC5	S0
1	0	X	5VSB	S3
0	X	1	5VSB	S4/S5
0	X	0	Shutdown	S4/S5

SY3VSB_OFF (DSW POWER CONTROL)
default is set to 1 to cut off the standby power
DSW S5 (HIGH): USB no power
S5 (LOW): USB have power


For power 700W solution (only for uP7501+uP7506 for 3VSB solution)
The power supply VCC3 delay 12ms after VCC5 assert.
The chip U7501 5VDRV1 work when the VCC5 ready
(When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but
VCC3 not ready and let the 3VSB sequence fail.



SIO_3VA



3VDSW




$$V_{out} = [1 + (R1/R2)] * V_{ref}$$

$$= [1 + (10K/3.09K)] * 0.8$$

$$= 3.388997V$$


3VSB cost down








MICRO-STAR INT'L CO.,LTD

MS-7973


Size	Document Description	Rev
Custom	ACPI CONTROLLER	11
Date: Friday, June 26, 2015	Sheet 32 of 48	











ICCMAX : 45A
LL : 3.1m ohm



DDR Power:1.35V,9.357A


2.8A FOR CPU
6A FOR 2DIMM DDR3
0.557A FOR VTT_DDR

$OCP = 9.357A * 1.5 = 14.0625A$
 $Rlimit(R277) = OCP * Rdson(Low side) 4.6mohm / 10uA$
 $= 14.0625 * 4.6mohm / 10uA$
 $= 6.467Kohm$



UPI VOLTAGE CONSOLE

0x26:RH=18K,RL=13K




MAX: 9.357A
1.5V

VCCSTPLL

1.0V; 250mA


For Cost down VCCST&VCCPLL merge



VCCIO ramped and stable before
beginning of VCCOPC/VCCBOPIO ramp

VCCST/PLL stable 1ms before PROCPWRGD

20151623 Fix G3->S5 PWR auto enable



MICRO-STAR INT'L CO.,LTD

MS-7973

Size Custom	Document Description CPU PWR_ST/PLL	Rev 11
Date: Friday, June 26, 2015	Sheet 37 of 48	

PCH 1VSB

1.0V; 7.24A

OCp = 15.996A

Rocset = 1.5 * Imax * Rdson(low) / Iocset
 = 1.5 * 7.24 * 4.6mohm / 10uA
 = 4.9956K

Rocs: 7.87K, OCP:

D03-4C05N03-005 : 15.74A

D03-632BA0C-N03 : 17.1A

use UBIQ MOS need Check


Rdson(low) 4.5V

D03-4C05N03-005 : 5 mohm

D03-632BA0C-N03 : 4.6mohm


D03-3056M00-U47 : 6.2mohm

2014.08.22 close to U34



2015.01.22
 for up1540:stuff R438->36K,
 C379->NC, C373->3.3nF
 for RT8125:R438.C379.C373->NC

2015.01.22
 for up1540:R96->2.2R, C84->1uF
 for RT8125:R96->10R, C84->1uF



$$I_{rms} = I_{out} * \sqrt{((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))}$$

$$= 10.664 * 0.4$$

$$= 4.2656A < 5000mA$$

MAX: 7.24A

2014.12.25
 for up1540:R705 is OCP set min:5Kohm
 stuff 7.87K OCP SET:15.74A
 RT8125C stuff C1000P C11-1022032-W08

UP1540QDDA_WDFN10-HF
I32-1540Q0C-U33

R623
 X_0R/4

2014.12.25
 for up1540:R623 ->NC

from NCT3933

36 PCH_CORE_OV

2014.12.25
 for up1540:stuff R622->0R

$$V_{out} = V_{ref} * (1 + R821/R822)$$

$$= 0.8 * (1 + 1K/3.92K)$$

$$= 0.8 * 1.2551$$

$$= 1.004V$$

$$I_{min} = ((V_{in} - V_{out}) / (F_{sw} * k * I_{out_max})) * (V_{out}/V_{in})$$

$$= 0.8335uH (K = 30\%)$$



MICRO-STAR INT'L CO.,LTD

MS-7973


Size	Document Description	Rev
Custom	PCH Core power	11
Date: Wednesday, July 01, 2015	Sheet 38 of 48	

SA Power:1.05V,11.1A

OCP = 11.1A*1.4=15.54A
Rocs(R15)=OCP*Rdson(Low side)3.3mohm/10uA
=15.54*(3.3)mohm/10uA
=5.2836Kohm

Rocs:5.2836K,OCP:
D03-4C05N03-005 : 15.76A
D03-632BA0C-N03 : 16.24A
use UBIQ MOS need Check

Rdson(Low)10V
D03-4C05N03-005 : 3.4mohm
D03-632BA0C-N03 : 3.3mohm
D03-3056M00-U47 : 4.2mohm




$$I_{rms} = I_{out} * \sqrt{((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))}$$
$$= 11.1 * 0.2825$$
$$= 3.13575A$$

$$L_{min} = ((V_{in} - V_{out}) / (F_{sw} * k * I_{out_max})) * (V_{out}/V_{in})$$
$$= 0.5914uH (K = 30\%)$$


MAX:1.1.1A

bottom


ATX POWER CONNECTOR




FRONT PANNEL



LED (for NV6793D)




Speaker Pin Header




R=390 Ohm
 $I=(5-0.2)/R=0.0123\text{ A}$
 $W=0.0123\text{ A} \times 5\text{ V}=0.0615\text{ W}$ (夠耐電阻)
 $R=1/16\text{ W}=0.062\text{ W}$


PS2 MODE




MSI LED



PS2 Connector






TPM



MICRO-STAR INT'L CO.,LTD			
MS-7973			
Size	Document Description	Rev	
Custom	ATX F_Panel/TPM/MSI_LED	11	
Date:	Friday, June 26, 2015	Sheet	41 of 48

DEBUG LED


DEBUG LED若有要上件,其中R278,R599,R280,R601,R602,R604不上件,其餘皆要上件




GPIO LED	GPP_H21	GPP_H21	GPP_H21
	GPI (default LOW)	GPI (default LOW)	GPI (default LOW)
亮			
滅	HIGH	HIGH	HIGH

開機斷電狀態下,3個LED先維持default全亮(Eup Enable 會全滅),開機通電後,首先進行CPU check (請研究可否blink), check PASS後則CPU LED滅掉,接著依序進行Memory與VGA的check,LED的行為相同。因此最後正常順利開機後,三個LED燈都是滅掉的。(系統重啟或其他原因造成系統重開機,則LED仍按上述行為動作)


EMI CAP





E31-0403980-K08

VCC_DDR		VCC_DDR
VTT_DDR		VTT_DDR
5VDUAL		5VDUAL
3VSB		3VSB
VBAT		VBAT
3VDSW		3VDSW
PCH_1VSB		PCH_1VSB
VCORE		VCORE
VGTT		VGTT
VCCSA		VCCSA
VCCSTPLL		VCCSTPLL
VCCIO		VCCIO




E21-7869020-F02



PK0-0797311-G37

PK0-0797310-G37,精成,23,寶安恩斯邁廠(MSIS)4,Coffee
PK0-0797310-E48,競華,23,寶安恩斯邁廠(MSIS)4,Coffee

Optical Fiducial Marks-120



Simulation

